October 2003 Revised March 2005

FAIRCHILD

SEMICONDUCTOR

FIN1217 • FIN1218 • FIN1215 • FIN1216 LVDS 21-Bit Serializers/De-Serializers

General Description

The FIN1217 and FIN1215 transform 21-bit wide parallel LVTTL (Low Voltage TTL) data into 3 serial LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in parallel with the data stream over a separate LVDS link. Every cycle of transmit clock 21 bits of input LVTTL data are sampled and transmitted.

The FIN1218 and FIN1216 receive and convert the 3 serial LVDS data streams back into 21 bits of LVTTL data. Refer to Table 1 for a matrix summary of the Serializers and Deserializers available. For the FIN1217, at a transmit clock frequency of 85 MHz, 21 bits of LVTTL data are transmitted at a rate of 595 Mbps per LVDS channel.

These chipsets are an ideal solution to solve EMI and cable size problems associated with wide and high-speed TTL interfaces.

Features

- Low power consumption
- 20 MHz to 85 MHz shift clock support
- 50% duty cycle on the clock output of receiver
- ±1V common-mode range around 1.2V
- Narrow bus reduces cable size and cost
- High throughput (up to 1.785 Gbps throughput)
- Up to 595 Mbps per channel
- Internal PLL with no external component
- Compatible with TIA/EIA-644 specification
- Devices are offered in 48-lead TSSOP packages

Ordering Code:

Order Number	Package Number	Package Description
FIN1215MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
FIN1215MTDX_NL (Note 1)	MTD48	Pb-Free 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
FIN1216MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
FIN1216MTDX_NL (Note 1)	MTD48	Pb-Free 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
FIN1217MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
FIN1218MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide


Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.


Note 1: "_NL" indicates Pb-Free package (per JEDEC J-STD-020B). Device available in Tape and Reel only.

© 2005 Fairchild Semiconductor Corporation DS500876

K Franssonau		TABLE 1. Serializers/De-Serializers Chip Matrix							
LK Frequency	LVTTL IN	LVDS OUT	LVDS IN	LVTTL OUT	Package				
85	21	3			48 TSSOP				
85			3	21	48 TSSOP				
66	21	3			48 TSSOP				
66			3	21	48 TSSOP				
_	85 66	85 66 21	85 1 3 66 21 3	85 3 66 21 3	85 3 21 66 21 3 3				

Block Diagrams





Transmitters

Pin Descriptions

Pin Names	I/O Type	Number of Pins	Description of Signals
TxIn	I	21	LVTTL Level Inputs
TxCLKIn	I	1	LVTTL Level Clock Input The rising edge is for data strobe.
TxOut+	0	3	Positive LVDS Differential Data Output
TxOut-	0	3	Negative LVDS Differential Data Output
TxCLKOut+	0	1	Positive LVDS Differential Clock Output
TxCLKOut-	0	1	Negative LVDS Differential Clock Output
PwrDn	I	1	LVTTL Level Power-Down Input Assertion (LOW) puts the outputs in high-impedance state.
PLL V _{CC}	I	1	Power Supply Pin for PLL
PLL GND	1	2	Ground Pins for PLL
LVDS V _{CC}	I	1	Power Supply Pin for LVDS Outputs
LVDS GND	I	3	Ground Pins for LVDS Outputs
V _{CC}	I	4	Power Supply Pins for LVTTL Inputs
GND	I	5	Ground pins for LVTTL Inputs
NC			No Connect

Connection Diagram

FIN1217 and FIN1215 (21:3 Transmitter) Pin Assignment for TSSOP

	1			I
Txin 4	-	1	48	— Txln3
Vcc	-	2	47	— Txin 2
TxIn 5	-	3	46	- GND
Txin 6	I	4	45	— Txln 1
GND	I	5	44	— TxIn 0
TxIn7	-	6	43	— NC
TxIn 8	-	7	42	- LVDS GND
Vcc	-	8	41	 TxOut 0-
TxIn 9	-	9	40	 TxOut 0+
TxIn 10	-	10	39	 TxOut 1-
GND	-	11	38	 TxOut1+
Tx In 11	-	12	37	- LVDS V _{CC}
TxIn 12	-	13	36	 LVDS GND
Vcc	-	14	35	 TxOut2-
Tx In 13	-	15	34	 TxOut2+
TxIn 14	-	16	33	 TxCLK Out -
GND	-	17	32	- TxCLK Out +
TxIn 15	-	18	31	- LVDS GND
TxIn 16	-	19	30	- PLL GND
TxIN17	-	20	29	- PLL VCC
Vcc	_	21	28	- PLL GND
TxIn 18	l	22	27	- PwrDn
TxIn 19	-	23	26	- TxCLKIn
GND	-	24	25	— TxIn 20
				I

Receiver	s		
Pin Descriptio	ns		
Pin Names	I/О Туре	Number of Pins	Description of Signals
RxIn	I	3	Negative LVDS Differential Data Inputs
RxIn+	I	3	Positive LVDS Differential Data Inputs
RxCLKIn-	I	1	Negative LVDS Differential Clock Input
RxCLKIn+	I	1	Positive LVDS Differential Clock Input
RxOut	0	21	LVTTL Level Data Outputs Goes HIGH for PwrDn LOW
RxCLKOut	0	1	LVTTL Clock Output
PwrDn	I	1	LVTTL Level Input Refer to Transmitter and Receiver Power-Up and Power-Down Operation Truth Table
PLL V _{CC}	I	1	Power Supply Pin for PLL
PLL GND	1	2	Ground Pins for PLL
LVDS V _{CC}	I	1	Power Supply Pin for LVDS Inputs
LVDS GND	I	3	Ground Pins for LVDS Inputs
V _{CC}	I	4	Power Supply for LVTTL Outputs
GND	1	5	Ground Pins for LVTTL Outputs
NC			No Connect

Connection Diagram

FIN1217 • FIN1218 • FIN1215 • FIN1216

FIN1218 and FIN1216 (3:21 Receiver) Pin Assignment for TSSOP

	i			
RxOut17	_	1	48	– v _{cc}
RxOut18	_	2	47	- RxOut16
GND	_	3	46	- RxOut15
RxOut19	_	4	45	- RxOut14
RxOut20	_	5	44	- GND
NC	_	6	43	- RxOut13
LVDS GND	_	7	42	– vcc
RxIn0-	-	8	41	- RxOut12
RxIn0+	_	9	40	- RxOut11
RxIn1-	-	10	39	- RxOut10
RxIn1+	_	11	38	- GND
LVDS V _{CC}	-	12	37	RxOut9
LVDS GND	_	13	36	– vcc
RxIn2-	_	14	35	- RxOut8
RxIn2+	_	15	34	- RxOut7
RxCLKIn-	_	16	33	- RxOut6
RxCLKIn+	_	17	32	- GND
LVDS GND	_	18	31	- RxOut5
PLL GND	_	19	30	- RxOut4
PLL V _{CC}	_	20	29	- RxOut3
PLL GND	_	21	28	- v _{cc}
PwrDn	-	22	27	- RxOut2
RxCLKOut	_	23	26	- RxOut1
RxOut0	_	24	25	- GND
				I

Truth Tables

Transmitter Truth Table

	Inputs	Outputs			
Txin	TxCLKIn	PwrDn (Note 2)	TxOut±	TxCLKOut±	
Active	Active	Н	L/H	L/H	
Active	L/H/Z	Н	L/H	X (Note 3)	
F	Active	Н	L	L/H	
F	F	Н	L	X (Note 3)	
Х	Х	L	Z	Z	

H = HIGH Logic Level

L = LOW Logic Level X = Don't Care

Z = High Impedance

F = Floating

Note 2: The outputs of the transmitter or receiver will remain in a High Impedance state until V_{CC} reaches 2V.

Note 3: TxCLKOut± will settle at a free running frequency when the part is powered up, PwrDn is HIGH and the TxCLKIn is a steady logic level (L/H/Z).

Receiver Truth Table

	Inputs		Out	puts
RxIn±	RxCLKIn±	PwrDn (Note 4)	RxOut	RxCLKOut
Active	Active	Н	L/H	L/H
Active	F (Note 5)	Н	Р	Н
F (Note 5)	Active	Н	Н	L/H
F (Note 5)	F (Note 5)	Н	P (Note 6)	Н
Х	Х	L	L	Н

H = HIGH Logic Level

L = LOW Logic Level P = Last Valid State

X = Don't Care

Z = High Impedance F = Failsafe Condition

Note 4: The outputs of the transmitter or receiver will remain in a High Impedance state until V_{CC} reaches 2V.

Note 5: Failsafe condition is defined as the input being terminated and un-driven (Z) or shorted or open.

Note 6: If RxCLKIn± is removed prior to the RxIn± data being removed, RxOut will be the last valid state. If RxIn± data is removed prior to RxCLKIn± being removed, RxOut will be HIGH.

Absolute Maximum Ratings(Note 7)

Power Supply Voltage (V _{CC})	-0.3V to +4.6V
TTL/CMOS Input/Output Voltage	-0.5V to +4.6V
LVDS Input/Output Voltage	-0.3V to +4.6V
LVDS Output Short Circuit Current (I _{OSD})	Continuous
Storage Temperature Range (T _{STG})	-65°C to +150°C
Maximum Junction Temperature (T _J)	150°C
Lead Temperature (T _L)	
(Soldering, 4 seconds)	260°C
ESD Rating (HBM, 1.5 kΩ, 100 pF)	
LVDS I/O to GND	>10.0 kV
All Pins (FIN1215, FIN1217 only)	>6.5 kV
ESD Rating (MM, 0Ω, 200 pF)	
(FIN1215, FIN1217 only)	>400V

Recommended Operating Conditions

Supply Voltage (V _{CC})	3.0V to 3.6V
Operating Temperature (T _A)(Note 7)	-40°C to +85°C
Maximum Supply Noise Voltage	
(V _{CCNPP})	100 mV _{P-P} (Note 8)

Note 7: Absolute maximum ratings are DC values beyond which the device may be damaged or have its useful life impaired. The datasheet specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside datasheet specifications.

Note 8: 100mV V_{CC} noise should be tested for frequency at least up to 2 MHz. All the specification below should be met under such a noise.

Transmitter DC Electrical Characteristics

Over supply voltage and operating temperature ranges, unless otherwise specified. (Note 9)

Symbol	Parameter	Test Condition	ons	Min	Тур	Max	Units
Transmitte	er LVTTL Input Characteristics						
VIH	Input High Voltage			2.0		V _{CC}	V
VIL	Input Low Voltage			GND		0.8	V
V _{IK}	Input Clamp Voltage	I _{IK} = -18 mA			-0.79	-1.5	V
I _{IN}	Input Current	$V_{IN} = 0.4V$ to 4.6V			1.8	10.0	
		$V_{IN} = GND$		-10.0	0		μA
Transmitte	er LVDS Output Characteristics (Note 10)						
V _{OD}	Output Differential Voltage			250		450	mV
ΔV _{OD}	V _{OD} Magnitude Change from Differential LOW-to-HIGH	$R_I = 100 \Omega$, See Figu	ro 1			35.0	mV
V _{OS}	Offset Voltage	RL = 100 32, See Figu	lie i	1.125	1.25	1.375	V
ΔV _{OS}	Offset Magnitude Change from Differential LOW-to-HIGH						mV
I _{OS}	Short Circuit Output Current	$V_{OUT} = 0V$			-3.5	-5.0	mA
I _{oz}	Disabled Output Leakage Current	$DO = 0V$ to 4.6V, \overline{Pwr}	Dn = 0V		±1.0	±10.0	μΑ
Transmitte	er Supply Current						
I _{CCWT}	21:3 Transmitter Power Supply Current		33.0 MHz		28.0	46.2	
	for Worst Case Pattern (With Load)	$R_L = 100 \Omega$,	40.0 MHz		29.0	51.7	mA
	(Note 11), (Note 12)	See Figure 3	65.0 MHz		34.0	57.2	11A
	(85.0 MHz Specification for FIN1217 only)		85.0 MHz		39.0	62.7	
ICCPDT	Powered Down Supply Current	PwrDn = 0.8V			10.0	55.0	μA

Note 9: All Typical values are at $T_A=25\,^\circ\!C$ and with $V_{CC}=3.3V\!.$

Note 10: Positive current values refer to the current flowing into device and negative values means current flowing out of pins. Voltage are referenced to ground unless otherwise specified (except ΔV_{OD} and V_{OD}).

Note 11: The power supply current for both transmitter and receiver can be different with the number of active I/O channels.

Note 12: The 16-grayscale test pattern tests device power consumption for a "typical" LCD display pattern. The test pattern approximates signal switching needed to produce groups of 16 vertical strips across the display.

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
t _{TCP}	Transmit Clock Period		11.76	Т	50.0	ns
t _{TCH}	Transmit Clock (TxCLKIn) HIGH Time	See Figure 6	0.35	0.5	0.65	Т
t _{TCL}	Transmit Clock Low Time		0.35	0.5	0.65	Т
t _{CLKT}	TxCLKIn Transition Time (Rising and Failing)	(10% to 90%) See Figure 7	1.0		6.0	ns
t _{JIT}	TxCLKIn Cycle-to-Cycle Jitter				3.0	ns
t _{XIT}	TxIn Transition Time		1.5		6.0	ns
LVDS Tran	smitter Timing Characteristics	•			· ·	
t _{TLH}	Differential Output Rise Time (20% to 80%)	See Figure 4		0.75	1.5	ns
t _{THL}	Differential Output Fall Time (80% to 20%)			0.75	1.5	ns
t _{STC}	TxIn Setup to TxCLNIn	See Figure 6	2.5			ns
t _{HTC}	TxIn Holds to TCLKIn	(f = 85 MHz) (FIN1217 only)	0			ns
t _{TPDD}	Transmitter Power-Down Delay	See Figure 13, (Note 13)			100	ns
t _{TCCD}	Transmitter Clock Input to Clock Output Delay	See Figure 9			5.5	ns
	Transmitter Clock Input to Clock Output Delay	(T _A = 25°C and with V _{CC} = 3.3V)	2.8		6.8	110
Transmitte	r Output Data Jitter (f = 40 MHz) (Note 14)					
t _{TPPB0}	Transmitter Output Pulse Position of Bit 0		-0.25	0	0.25	ns
t _{TPPB1}	Transmitter Output Pulse Position of Bit 1	See Figure 16	a-0.25	а	a+0.25	ns
t _{TPPB2}	Transmitter Output Pulse Position of Bit 2	$a = \frac{1}{f \times 7}$	2a-0.25	2a	2a+0.25	ns
t _{TPPB3}	Transmitter Output Pulse Position of Bit 3	- f x 7	3a-0.25	3a	3a+0.25	ns
t _{TPPB4}	Transmitter Output Pulse Position of Bit 4		4a-0.25	4a	4a+0.25	ns
t _{TPPB5}	Transmitter Output Pulse Position of Bit 5		5a-0.25	5a	5a+0.25	ns
t _{TPPB6}	Transmitter Output Pulse Position of Bit 6		6a-0.25	6a	6a+0.25	ns
Transmitte	r Output Data Jitter (f = 65 MHz) (Note 14)					
t _{TPPB0}	Transmitter Output Pulse Position of Bit 0		-0.2	0	0.2	ns
t _{TPPB1}	Transmitter Output Pulse Position of Bit 1	See Figure 16	a-0.2	а	a+0.2	ns
t _{TPPB2}	Transmitter Output Pulse Position of Bit 2	$a = \frac{1}{f \times 7}$	2a-0.2	2a	2a+0.2	ns
t _{TPPB3}	Transmitter Output Pulse Position of Bit 3	f x 7	3a-0.2	3a	3a+0.2	ns
t _{TPPB4}	Transmitter Output Pulse Position of Bit 4		4a-0.2	4a	4a+0.2	ns
t _{TPPB5}	Transmitter Output Pulse Position of Bit 5		5a-0.2	5a	5a+0.2	ns
t _{TPPB6}	Transmitter Output Pulse Position of Bit 6		6a-0.2	6a	6a+0.2	ns
Transmitte	r Output Data Jitter (f = 85 MHz) (FIN1217 only) (N	ote 14)				
t _{TPPB0}	Transmitter Output Pulse Position of Bit 0		-0.2	0	0.2	ns
t _{TPPB1}	Transmitter Output Pulse Position of Bit 1	See Figure 16	a-0.2	а	a+0.2	ns
t _{TPPB2}	Transmitter Output Pulse Position of Bit 2	$a = \frac{1}{f \times 7}$	2a-0.2	2a	2a+0.2	ns
t _{TPPB3}	Transmitter Output Pulse Position of Bit 3	fx7	3a-0.2	3a	3a+0.2	ns
t _{TPPB4}	Transmitter Output Pulse Position of Bit 4		4a-0.2	4a	4a+0.2	ns
t _{TPPB5}	Transmitter Output Pulse Position of Bit 5		5a-0.2	5a	5a+0.2	ns
t _{TPPB6}	Transmitter Output Pulse Position of Bit 6		6a-0.2	6a	6a+0.2	ns
t _{JCC}	FIN1217 Transmitter Clock Out Jitter	f = 40 MHz		350	370	
	(Cycle-to-Cycle)	f = 65 MHz		210	230	ps
	See Figure 19	f = 85 MHz (FIN1217 only)		110	150	


Note 13: Outputs of all transmitters stay in 3-STATE until power reaches 2V. Both clock and data output begins to toggle 10ms after V_{CC} reaches 3V and Power-Down pin is above 1.5V.

Note 14: This output data pulse position works for both transmitter with 21 TTL inputs except the LVDS output bit mapping difference (see Figure 15). Figure 16 shows the skew between the first data bit and clock output. Also 2-bit cycle delay is guaranteed when the MSB is output from transmitter. Note 15: This jitter specification is based on the assumption that PLL has a ref clock with cycle-to-cycle input jitter less than 2ns.

Symbol	I Parameter Test Conditions		ons	Min	Тур	Max	
•	AOS DC Characteristics						
VIH	Input High Voltage			2.0		V _{CC}	Τ
V _{IL}	Input Low Voltage			GND		0.8	
V _{ОН}	Output High Voltage	I _{OH} = -0.4 mA		2.7	3.3		
V _{OL}	Output Low Voltage	I _{OL} = 2 mA				0.3	
V _{IK}	Input Clamp Voltage	I _{IK} = -18 mA				-1.5	
I _{IN}	Input Current	V _{IN} = 0V to 4.6V		-10.0		10.0	
I _{OFF}	Input/Output Power Off Leakage Current	V _{CC} = 0V, All LVTTL Inputs/Outputs 0V to 4.6V				±10.0	
l _{os}	Output Short Circuit Current	V _{OUT} = 0V			-60.0	-120	
Receiver	LVDS Input Characteristics						
V _{TH}	Differential Input Threshold HIGH	Figure 2, Table 2				100	Ι
V _{TL}	Differential Input Threshold LOW	Figure 2, Table 2		-100			
V _{ICM}	Input Common Mode Range	Figure 2, Table 2		0.05		2.35	
I _{IN}	Input Current	$V_{IN} = 2.4V, V_{CC} = 3.6V$ (±10.0	ſ
		$V_{IN}{=}$ 0V, $V_{CC}{=}$ 3.6V or	0V			±10.0	
	Supply Current	1	· · · ·				
I _{CCWR}	3:21 Receiver Power Supply Current		33.0 MHz			66.0	
	for Worst Case Pattern (With Load)	C _L = 8 pF,	40.0 MHz		56.0	74.0	
	(Note 17)	See Figure 3	65.0 MHz		75.0	102	r
	(85.0 MHz Specification for FIN1218 only)		85.0 MHz		92.0	125	
current flo	Powered Down Supply Current All Typical Values are at $T_A = 25^{\circ}C$ and with $V_{CC} = 3.3V$. Positive wing out of pins. Voltage are referenced to ground unless otherw The power supply current for the receiver can be different with the	ise specified (except ΔV_{OD}	current flowing in and V _{OD}).	nto device	NA and negati	400 ve values r	me
Note 16:	All Typical Values are at $T_A = 25^{\circ}C$ and with $V_{CC} = 3.3V$. Positive wing out of pins. Voltage are referenced to ground unless otherw	current values refer to the crise specified (except ΔV_{OD}	current flowing in and V _{OD}).	nto device			me
Note 16:	All Typical Values are at $T_A = 25^{\circ}C$ and with $V_{CC} = 3.3V$. Positive wing out of pins. Voltage are referenced to ground unless otherw	current values refer to the crise specified (except ΔV_{OD}	current flowing in and V _{OD}).	nto device			me
Note 16:	All Typical Values are at $T_A = 25^{\circ}C$ and with $V_{CC} = 3.3V$. Positive wing out of pins. Voltage are referenced to ground unless otherw	current values refer to the crise specified (except ΔV_{OD}	current flowing in and V _{OD}).	nto device			me
Note 16:	All Typical Values are at $T_A = 25^{\circ}C$ and with $V_{CC} = 3.3V$. Positive wing out of pins. Voltage are referenced to ground unless otherw	current values refer to the crise specified (except ΔV_{OD}	current flowing in and V _{OD}).	nto device			me
Note 16:	All Typical Values are at $T_A = 25^{\circ}C$ and with $V_{CC} = 3.3V$. Positive wing out of pins. Voltage are referenced to ground unless otherw	current values refer to the crise specified (except ΔV_{OD}	current flowing in and V _{OD}).	nto device			Tme
Note 16:	All Typical Values are at $T_A = 25^{\circ}C$ and with $V_{CC} = 3.3V$. Positive wing out of pins. Voltage are referenced to ground unless otherw	current values refer to the crise specified (except ΔV_{OD}	current flowing in and V _{OD}).	nto device			Tme
Note 16:	All Typical Values are at $T_A = 25^{\circ}C$ and with $V_{CC} = 3.3V$. Positive wing out of pins. Voltage are referenced to ground unless otherw	current values refer to the crise specified (except ΔV_{OD}	current flowing in and V _{OD}).	nto device			me
Note 16:	All Typical Values are at $T_A = 25^{\circ}C$ and with $V_{CC} = 3.3V$. Positive wing out of pins. Voltage are referenced to ground unless otherw	current values refer to the crise specified (except ΔV_{OD}	current flowing in and V _{OD}).	nto device			me
Note 16:	All Typical Values are at $T_A = 25^{\circ}C$ and with $V_{CC} = 3.3V$. Positive wing out of pins. Voltage are referenced to ground unless otherw	current values refer to the crise specified (except ΔV_{OD}	current flowing in and V _{OD}).	nto device			ne

	-				1	1
Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
t _{RCOL}	RxCLKOut LOW Time		10.0	11.0		ns
t _{RCOH}	RxCLKOut HIGH Time	See Figure 8	10.0	12.2		ns
t _{RSRC}	RxOut Valid Prior to RxCLKOut	(Rising Edge Strobe)	6.5	11.6		ns
t _{RHRC}	RxOut Valid After RxCLKOut	(f = 40 MHz)	6.0	11.6		ns
t _{RCOP}	Receiver Clock Output (RxCLKOut) Period		15.0	Т	50.0	ns
t _{RCOL}	RxCLKOut LOW Time	See Figure 8	5.0	7.8	9.0	ns
t _{RCOH}	RxCLKOut HIGH Time	(Rising Edge Strobe)	5.0	7.3	9.0	ns
t _{RSRC}	RxOut Valid Prior to RxCLKOut	(f = 65 MHz)	4.5	7.7		ns
t _{RHRC}	RxOut Valid After RxCLKOut		4.0	8.4		ns
t _{RCOP}	Receiver Clock Output (RxCLKOut) Period		11.76	Т	50.0	ns
t _{RCOL}	RxCLKOut LOW Time	See Figure 8	4.0	6.3	6.0	ns
t _{RCOH}	RxCLKOut HIGH Time	(Rising Edge Strobe)	4.5	5.4	6.5	ns
t _{RSRC}	RxOut Valid Prior to RxCLKOut	(f = 85 MHz) (FIN1218 only)	3.5	6.3		ns
t _{RHRC}	RxOut Valid After RxCLKOut		3.5	6.5		ns
t _{ROLH}	Output Rise Time (20% to 80%)	C _L = 8 pF		2.2	5.0	ns
t _{ROHL}	Output Fall Time (80% to 20%)	See Figure 5		2.1	5.0	ns
t _{RCCD}	Receiver Clock Input to Clock Output Delay	See Figure 10 (Note 19) $T_A = 25^{\circ}C \text{ and } V_{CC} = 3.3V$	3.5	6.9	7.5	ns
t _{RPDD}	Receiver Power-Down Delay	See Figure 14			1.0	μS
t _{RSPB0}	Receiver Input Strobe Position of Bit 0		1.0		2.15	ns
t _{RSPB1}	Receiver Input Strobe Position of Bit 1		4.5		5.8	ns
t _{RSPB2}	Receiver Input Strobe Position of Bit 2	See Figure 17	8.1		9.15	ns
t _{RSPB3}	Receiver Input Strobe Position of Bit 3	(f = 40 MHz)	11.6		12.6	ns
t _{RSPB4}	Receiver Input Strobe Position of Bit 4		15.1		16.3	ns
t _{RSPB5}	Receiver Input Strobe Position of Bit 5		18.8		19.9	ns
t _{RSPB6}	Receiver Input Strobe Position of Bit 6		22.5		23.6	ns
t _{RSPB0}	Receiver Input Strobe Position of Bit 0		0.7		1.4	ns
t _{RSPB1}	Receiver Input Strobe Position of Bit 1		2.9		3.6	ns
t _{RSPB2}	Receiver Input Strobe Position of Bit 2	See Figure 17	5.1		5.8	ns
t _{RSPB3}	Receiver Input Strobe Position of Bit 3	(f = 65 MHz)	7.3		8.0	ns
t _{RSPB4}	Receiver Input Strobe Position of Bit 4	`	9.5		10.2	ns
t _{RSPB5}	Receiver Input Strobe Position of Bit 5		11.7		12.4	ns
t _{RSPB6}	Receiver Input Strobe Position of Bit 6		13.9		14.6	ns
t _{RSPB0}	Receiver Input Strobe Position of Bit 0		0.49		1.19	ns
t _{RSPB1}	Receiver Input Strobe Position of Bit 1		2.17		2.87	ns
t _{RSPB2}	Receiver Input Strobe Position of Bit 2		3.85		4.55	ns
t _{RSPB3}	Receiver Input Strobe Position of Bit 3	See Figure 17	5.53		6.23	ns
t _{RSPB3}	Receiver Input Strobe Position of Bit 4	(f = 85 MHz) (FIN1218 only)	7.21		7.91	ns
t _{RSPB5}	Receiver Input Strobe Position of Bit 5	, , , , , , , , , , , , , , , , , , , ,	8.89		9.59	ns
	Receiver Input Strobe Position of Bit 6	10.57 11.27		ns		
t _{RSPB6}	RxIn Skew Margin	f = 40 MHz; See Figure 18	490			
t _{RSKM}	(Note 18)	f = 65 MHz; See Figure 18	400		<u> </u>	•
	(f = 85 MHz (FIN1218 only);			<u> </u>	ps
		See Figure 18	252			
t _{RPLLS}	Receiver Phase Lock Loop Set Time	See Figure 12			10.0	ms

9





Note A: For all input pulses, t_R or $t_F<=$ 1 ns. Note B: C_L includes all probe and jig capacitance.

FIGURE 2. Differential Receiver Voltage Definitions and Propagation Delay and Transition Time Test Circuit


TABLE 2. Receiver Minimum and Maximum Input Threshold Test Voltages


Applied Voltages		Resulting Differential Input Voltage	Resulting Common Mode Input Voltag		
(V)	(mV)	(V)		
VIA	V _{IB}	V _{ID}	V _{IC}		
1.25	1.15	100	1.2		
1.15	1.25	-100	1.2		
2.4	2.3	100	2.35		
2.3	2.4	-100	2.35		
0.1	0	100	0.05		
0	0.1	-100	0.05		
1.5	0.9	600	1.2		
0.9	1.5	-600	1.2		
2.4	1.8	600	2.1		
1.8	2.4	-600	2.1		
0.6	0	600	0.3		
0	0.6	-600	0.3		







FIN1217 • FIN1218 • FIN1215 • FIN1216










Note: This jitter pattern is used to test the jitter response (Clock Out) of the device over the power supply range with worst jitter ±3ns (cycle-to-cycle) clock input. The specific test methodology is as follows:

• Switching input data TxIn0 to TxIn20 at 0.5 MHz, and the input clock is shifted to left -3ns and to the right +when data is HIGH (by switching between CLK1 and CLK2 in Figure 11)

 The ±3ns cycle-to-cycle input jitter is the static phase error between the two clock sources. Jumping between two clock sources to simulate the worst
case of clock edge jump (3 ns) from graphical controllers. Cycle-to-cycle jitter at TxCLK out pin should be measured cross V_{CC} range with 100mV noise (V_{CC} noise frequency <2 MHz).

FIGURE 19.



17